| Power Architecture |
|---|
| Historical |
|
POWER • PPC6xx • PowerPC-AS • POWER2 • POWER3 • G4 • POWER4 • Gekko • AIM alliance |
| Current |
|
PowerPC • e200 • e300 • e500 • e600 • PA6T • POWER5 • POWER6 • PPC4xx • PPC750 • PPC970 • CBEA • Xenon • Broadway |
| Future |
| Related Links |
|
RISC • System p • System i • Power.org • PAPR • PReP • CHRP • more... |
POWER is a RISC instruction set architecture designed by IBM. Power Architecture is a broad term to describe similar Instruction sets for RISC Microprocessors developed and manufactured by such companies as IBM CPU design is the Design engineering task of creating a Central processing unit (CPU a component of Computer hardware. The PowerPC 600 family was the first family of PowerPC processors built The IBM RS64 family of processors is used in the late 1990s for IBM's RS/6000 and AS/400 server product lines The IBM POWER2 (originally named RIOS2) microprocessor was released in 1993 as the successor of the POWER1. The POWER3 chip is a CPU, designed and exclusively manufactured by IBM, that implements the 32/64-bit PowerPC Instruction set architecture PowerPC G4 is a designation used by Apple Computer to describe a fourth generation of 32-bit PowerPC Microprocessors Apple has applied this The POWER4 chip is a CPU that implements the 64-bit PowerPC architecture. Gekko is a 32-bit PowerPC Microprocessor custom made by IBM in 2000 for Nintendo to use as the CPU in their sixth The AIM alliance was an alliance formed in September 1991 between Apple Computer, IBM and Motorola to create a new computing standard based PowerPC is a RISC Instruction set architecture created by the 1991 Apple – IBM – Motorola alliance known as AIM The PowerPC e200 is a family of 32-bit Power Architecture Microprocessor cores developed by Freescale for primary use in Automotive The PowerPC e300 is a family of 32-bit Power Architecture Microprocessor cores developed by Freescale for primary use in System-on-a-chip The PowerPC e500 is a 32-bit Power Architecture based Microprocessor core from Freescale. The PowerPC e600 is a family of 32-bit Power Architecture Microprocessor cores developed by Freescale for primary use in high performance PWRficient is the name of a series of Microprocessors designed by P POWER5 is a Microprocessor developed by IBM. It is an improved variant of the highly successful POWER4. The POWER6 microprocessor is IBM 's follow-on to the POWER5. It is part of the eCLipz project, said The PowerPC 400 family is a line of 32-bit embedded RISC - processor cores built using Power Architecture technology PowerPC G3 is a designation used by Apple Computer to a third generation of PowerPC Microprocessors from the PowerPC 750 family designed The PowerPC 970, PowerPC 970FX, PowerPC 970GX, and PowerPC 970MP, are 64-bit Power Architecture processors from IBM Cell is a Microprocessor architecture jointly developed by Sony Computer Entertainment, Toshiba, and IBM, an Xenon is a CPU that is used in the Xbox 360 game console The processor internally codenamed "Waternoose" by IBM and "XCPU" Broadway is the name of the Central Processing Unit (CPU used in Nintendo's Wii Video game console. POWER7 is a Microprocessor currently under development at about a dozen IBM sites including IBM 's The PowerPC e700 or NG-64 (Next Generation 64-bit is a line of future high performance 64-bit embedded RISC - processor cores built Titan is a family of 32-bit Power Architecture based Microprocessors designed by Applied Micro Circuits Corporation (AMCC The System p, formerly known as RS/6000, was IBM 's RISC / UNIX -based server and workstation product line The IBM System i is IBM's previous generation of systems designed for IBM i users and was subsequently replaced by the IBM Power Systems in April 2008 Powerorg is an organization whose purpose is to develop enable and promote Power Architecture technology Power Architecture Platform Reference (PAPR is an initiative from Power PowerPC Reference Platform ( PReP) was a standard System architecture for PowerPC based computer systems (as well as a Reference implementation Common Hardware Reference Platform ( CHRP) was a standard System architecture for PowerPC based computer systems published jointly by IBM An instruction set is a list of all the instructions and all their variations that a processor can execute International Business Machines Corporation abbreviated IBM and nicknamed "Big Blue", is a multinational Computer Technology The name is a backronym for Performance Optimization With Enhanced RISC. A backronym (or bacronym) is a Phrase that is constructed "after the fact" from a previously existing word or Abbreviation, the abbreviation
POWER is also the name of a series of microprocessors that implement the instruction set architecture (ISA). An instruction set is a list of all the instructions and all their variations that a processor can execute An instruction set is a list of all the instructions and all their variations that a processor can execute The POWER series microprocessors are used as the main CPU in many of IBM's servers, minicomputers, workstations, and supercomputers. The POWER3 and subsequent microprocessors in the POWER series all implement the full 64-bit PowerPC architecture. The POWER3 chip is a CPU, designed and exclusively manufactured by IBM, that implements the 32/64-bit PowerPC Instruction set architecture '64-bit' CPUs have existed in Supercomputers since the 1960s and in RISC -based workstations and servers since the early 1990s. PowerPC is a RISC Instruction set architecture created by the 1991 Apple – IBM – Motorola alliance known as AIM The POWER3 and above don't implement any of the old POWER instructions that were removed from the ISA when the PowerPC ISA came out or any of the POWER2 extensions such as lfq or stfq.
IBM also is encouraging other developers and manufacturers to use the POWER architecture or any other derivative of it through the Power.org community; this includes all of PowerPC and Cell. Powerorg is an organization whose purpose is to develop enable and promote Power Architecture technology
Appendix E of Book I: PowerPC User Instruction Set Architecture of PowerPC Architecture Book, Version 2.02 describes the differences between the POWER and POWER2 instruction set architectures and the version of the PowerPC instruction set architecture implemented by the POWER5.
Contents |
History
The 801 project
In 1974, IBM started a project with a design objective of creating a large telephone-switching network with a potential capacity to deal with at least 300 calls per second. The 801 was a RISC CPU designed by IBM in the 1970s and used in various roles in IBM until the 1980s International Business Machines Corporation abbreviated IBM and nicknamed "Big Blue", is a multinational Computer Technology It was projected that 20,000 machine instructions would be required to handle each call while maintaining a real-time response, so a processor speed 12 MIPS was deemed necessary. This requirement was extremely ambitious for the time, but it was realised that much of the complexity of contemporary CPUs could be dispensed with, since this machine would need only to perform I/O, branches, add register-register, move data between registers and memory, and would have no need for special instructions to perform heavy arithmetic.
This simple design philosophy, whereby each step of a complex operation is specified explicitly by a single machine instruction, and all instructions are required to complete in the same constant time, would later come to be known as RISC.
By 1975 the telephone switch project was canceled without a prototype. From the estimates from simulations produced in the project's first year, however, it looked as if the processor being designed for this project could be a very promising general-purpose processor, so work continued at Thomas J. Watson Research Center building #801, on the "801" project. Thomas J Watson Research Center is the headquarters for the IBM Research Division The 801 was a RISC CPU designed by IBM in the 1970s and used in various roles in IBM until the 1980s
1982 Research Project “Cheetah”
For 2 years at the Watson Research Center the superscalar limits of the “801” design were explored, such as the feasibility of implementing the “801” design using multiple functional units to improve performance, similar to what had been done in the IBM System/360 Model 91 and the CDC 6600 (although the Model 91 had been based on a CISC design). The IBM System/360 ( S/360) is a Mainframe computer system family announced by IBM on April 7, 1964. The CDC 6600 was a Mainframe computer from Control Data Corporation, first delivered in 1964. To determine if a RISC machine could maintain multiple instructions per cycle, or what design changes need to be made to the “801” design to allow for a multiple-execution-unit “801” design.
To increase performance “Cheetah” had separate branch, fixed-point, and floating-point execution units. Many changes were made to the “801” design to allow for a multiple-execution-unit design. "Cheetah" was originally planned to be manufactured using bipolar ECL technology, but by 1984 CMOS afforded an increase in the level of circuit integration while improving transistor-logic performance. A bipolar (junction transistor ( BJT) is a type of Transistor. In electronics emitter-coupled logic, or ECL, is a Logic family in which current is steered through bipolar transistors to implement Logic Complementary metal–oxide–semiconductor ( CMOS) (pronounced "see-moss" siːmɔːs ˈsiːmɒs is a major class of Integrated circuits CMOS technology
The America Project
In 1985, research on a second-generation RISC architecture started at the IBM Thomas J. Watson Research Center, producing the "AMERICA architecture"; in 1986, IBM Austin started developing the RS/6000 series, based on that architecture. The System p, formerly known as RS/6000, was IBM 's RISC / UNIX -based server and workstation product line
POWER and RS/6000
In February 1990, the first computers from IBM to incorporate the POWER Architecture ("Performance Optimized With Enhanced RISC") were called the "RISC System/6000" or RS/6000. These RS/6000 computers were divided into two classes, workstations and servers, and hence introduced as the POWERstation and POWERserver. A workstation, such as a Unix workstation, RISC workstation or Engineering workstation, is a high-end Microcomputer A server is a Computer dedicated to providing one or more services over a computer network typically through a request-response routine The RS/6000 CPU had 2 configurations, called the "RIOS-1" and "RIOS. 9" (or more commonly the "POWER1" CPU). A RIOS-1 configuration had a total of 11 discrete chips - an instruction cache chip, fixed-point chip, floating-point chip, 4 data cache chips, storage control chip, 2 input/output chips, and a clock chip. The lower cost RIOS. 9 configuration had 8 discrete chips - an instruction cache chip, fixed-point chip, floating-point chip, 2 data cache chips, storage control chip, 1 input/output chips, and a clock chip.
A single-chip implementation of RIOS, RSC (for "RISC Single Chip"), was developed for lower-end RS/6000's; the first machines using RSC were released in 1992. RISC Single Chip (RSC is a single chip microprocessor based on POWER1, used in IBM RS/6000 models 220 and 230
Amazon
In 1990 the Amazon project was started to create a common architecture that would host both AIX and OS/400. The AS/400 engineering team at IBM were designing a RISC instruction set to replace the CISC instruction set of the existing AS/400 computers. The IBM System i is IBM's previous generation of systems designed for IBM i users and was subsequently replaced by the IBM Power Systems in April 2008 Their original design was a variant of the existing "IMPI" instruction set, extended to 64-bits and given some RISC instructions to speed up the more computationally intensive commercial applications that were being put on AS/400's. IBM management wanted them to use PowerPC, but they resisted, arguing that the existing 32/64-bit PowerPC instruction set would not enable a viable transition for OS/400 software and that the existing instruction set required extensions for the commercial applications on the AS/400. Eventually, an extension to the PowerPC instruction set, called "Amazon", was developed.
At the same time, the RS/6000 developers were broadly expanding their product line to include systems which spanned from low-end workstations, to mainframe competitor-large enterprise SMP systems, to clustered RS/6000-SP2 supercomputing systems. The System p, formerly known as RS/6000, was IBM 's RISC / UNIX -based server and workstation product line PowerPC processors developed in the AIM alliance suited the low-end RISC workstation and small server space well. But, mainframe and large clustered supercomputing systems required more performance and RAS features than processors designed for Apple PowerMacs. Multiple processor designs were required to simultaneously meet the requirements of the cost focused Apple PowerMac, high-performance and RAS RS/6000 systems, and the AS/400 transition to PowerPC.
Amazon was extended to support those features as well, so that processors could be designed for use in both high-end RS/6000 and AS/400 machines.
The project to develop the first such processor was "Bellatrix" (the name of a star in the Orion constellation, also called the "Amazon Star"). The Bellatrix project was extremely ambitious in its pervasive use of self-timed & pulse based circuits and the EDA tools required to support this design strategy, and was eventually terminated. To address technical workstation, supercomputer, and engineering/scientific markets, IBM Austin (the home of the RS/6000's) then started developing a time-to-market single chip version of the Power2 (P2SC) in parallel with the development of a sophisticated 64-bit PowerPC processor with the POWER2 extensions and twin sophisticated MAF floating point units (the POWER3/630). To address RS/6000 commercial applications and AS/400 systems IBM Rochester (the home of the AS/400's) started developing the first of the high-end 64-bit PowerPC processors with AS/400 extensions, and IBM Endicott started developing a low-end single-chip PowerPC processor with AS/400 extensions.
The A25/30 "Muskie" high-end multi-chip AS/400 processor and A10 "Cobra" single-chip AS/400 processor came out in 1995.
In 1997, the "Apache" processor, developed at IBM Endicott, was released. It was used in RS/6000's under the name RS64, and in AS/400's as well, as were its RS64 successors. The IBM RS64 family of processors is used in the late 1990s for IBM's RS/6000 and AS/400 server product lines
POWER2
IBM started the POWER2 processor effort as a successor to the Power1 two years before the creation of the 1991 Apple/IBM/Motorola alliance in Austin, Texas. The IBM POWER2 (originally named RIOS2) microprocessor was released in 1993 as the successor of the POWER1. The IBM POWER2 (originally named RIOS2) microprocessor was released in 1993 as the successor of the POWER1. Despite being impacted by diversion of resources to jumpstart the Apple/IBM/Motorola effort, the Power2 took 5 years from start to system shipment. By adding a second fixed-point unit, a second floating point unit and other performance enhancements to the design the Power2 had leadership performance when it was announced in November 1993. A floating point unit (FPU is a part of a Computer system specially designed to carry out operations on Floating point numbers
New instructions were also added to the instruction set:
- Quad-word storage instructions. The quad-word load instruction moves two adjacent double-precision values into two adjacent floating-point registers.
- Hardware square root instruction.
- Floating-point to integer conversion instructions.
To support the RS/6000 and RS/6000 SP2 product lines in 1996, IBM had its own design team implement a single-chip implementation of POWER2, P2SC ("POWER2 Super Chip") outside the Apple/IBM/Motorola alliance in IBM's most advanced and dense CMOS-6s process. P2SC combined all of the separate Power2 Icache, fixed point, floating point, storage control, and data cache CPU chips onto a single huge die. At the time of its introduction, P2SC was the largest and highest transistor count processor in the industry. It was one of the first, if not the first processor to have an integrated memory controller on the CPU. Despite the challenge of its size, complexity, and advanced CMOS process the first tape-out version of the processor was able to be shipped and it had leadership floating point performance at the time it was announced. P2SC was the processor used in the 1997 IBM Deep Blue Chess playing supercomputer which beat chess grandmaster Gary Kasparov. With its twin sophisticated MAF floating point units and huge wide and low latency memory interfaces, P2SC was primarily targeted at engineering and scientific applications. P2SC was eventually succeeded by Power3/630 which included 64bit, SMP capability, L2 cache support, and a full transition to PowerPC in addition to P2SC's sophisticated twin MAF floating point units.
PowerPC
In 1991 IBM realized that they might be able to make POWER a high-volume architecture by making and selling chips to other system manufacturers. PowerPC is a RISC Instruction set architecture created by the 1991 Apple – IBM – Motorola alliance known as AIM They approached Apple with the goal of collaborating on the development of a family of single-chip microprocessors based on the POWER architecture. Apple Inc, ( formerly Apple Computer Inc, is an American Multinational corporation with a focus on designing and manufacturing Consumer electronics Soon after, Apple, as one of Motorola's largest customers of desktop-class microprocessors, asked Motorola to join the discussions because of their long relationship, their more extensive experience with manufacturing high-volume microprocessors than IBM and to serve as a second source for the microprocessors. Motorola Inc ( is an American, multinational Fortune 100, Telecommunications company based in Schaumburg Illinois. A microprocessor incorporates most or all of the functions of a Central processing unit (CPU on a single Integrated This three-way collaboration based in Austin, Texas became known as the AIM alliance, for Apple, IBM, Motorola. The AIM alliance was an alliance formed in September 1991 between Apple Computer, IBM and Motorola to create a new computing standard based
The result after 2 years of development in 1993 was the PowerPC architecture, a modified version of the POWER architecture. PowerPC is a RISC Instruction set architecture created by the 1991 Apple – IBM – Motorola alliance known as AIM The PowerPC architecture added single-precision floating point instructions and general register-to-register multiply and divide instructions, and removed some POWER features such as the specialized multiply and divide instructions using the MQ register. It also added a 64-bit version of the architecture and support for SMP.
The first PowerPC chip was the PowerPC 601. The PowerPC 600 family was the first family of PowerPC processors built See the PowerPC page for more information on PowerPC. PowerPC is a RISC Instruction set architecture created by the 1991 Apple – IBM – Motorola alliance known as AIM
POWER3
IBM introduced the POWER3 processor in 1998. The POWER3 chip is a CPU, designed and exclusively manufactured by IBM, that implements the 32/64-bit PowerPC Instruction set architecture The POWER3 chip is a CPU, designed and exclusively manufactured by IBM, that implements the 32/64-bit PowerPC Instruction set architecture It implemented the 64-bit POWER instruction set, including all of the optional instructions of the ISA (at the time), and had two floating-point units, three fixed-point units, and two load-store units. All subsequent POWER processors implemented the full 64-bit PowerPC and POWER instruction sets, so that there were no longer any IBM processors that implemented only POWER or only POWER2.
POWER4
IBM introduced the POWER4 processor, the first in the GIGA-Series, in 2001. The POWER4 chip is a CPU that implements the 64-bit PowerPC architecture. The POWER4 chip is a CPU that implements the 64-bit PowerPC architecture. It was, again, a full 64-bit processor, implementing the full 64-bit PowerPC instruction set; it also had the AS/400 extensions, and was used in both RS/6000 and AS/400 systems, replacing both POWER3 and the RS64 processors. There was a new ISA release at this point called the PowerPC 2. 00 ISA which added a couple of extensions to the ISA, like a mfcr that also took a field argument.
POWER5
IBM introduced the POWER5 processor in 2004. POWER5 is a Microprocessor developed by IBM. It is an improved variant of the highly successful POWER4. It is a dual-core processor with support for simultaneous multithreading with two threads, so it implements 4 logical processors. A multi-core processor (or chip-level multiprocessor, CMP) combines two or more independent cores into a single package composed of a single Integrated Simultaneous multithreading, often abbreviated as SMT, is a technique for improving the overall efficiency of Superscalar CPUs with Hardware Using the ViVA "Virtual Vector Architecture" several POWER5 processors can act together as a single vector processor. ViVA ( Vi rtual V ector A rchitecture is a technology from IBM for coupling together multiple scalar Floating point units to A vector processor, or array processor, is a CPU design where the instruction set includes operations that can perform mathematical operations on multiple data The POWER5 added more instructions to the ISA.
The POWER5+ added even more instructions and there was a new release of the ISA 2. 02.
POWER6
POWER6 was announced on May 21, 2007. The POWER6 microprocessor is IBM 's follow-on to the POWER5. It is part of the eCLipz project, said The POWER6 microprocessor is IBM 's follow-on to the POWER5. It is part of the eCLipz project, said It adds VMX to the POWER series. AltiVec is a Floating point and integer SIMD Instruction set designed and owned by Apple, IBM and Freescale Semiconductor It also introduces the second generation of ViVA, ViVA-2, which is the biggest change to the POWER series of processor since the transition from POWER3 to POWER4. It is a dual-core design, reaching 4. 7 GHz at 65 nm. It has very advanced interchip communication technology. Its power consumption is nearly the same as the preceding POWER5, whilst offering doubled performance.
POWER7
Currently in development at IBM, POWER7 will be the first of the Peta-Series. POWER7 is a Microprocessor currently under development at about a dozen IBM sites including IBM 's POWER7 is a Microprocessor currently under development at about a dozen IBM sites including IBM 's It's projected for release around 2010 and has been selected by DARPA as a potential processor to be used in their Peta-FLOPS SuperComputer. The Defense Advanced Research Projects Agency (DARPA is an agency of the United States Department of Defense responsible for the development of new Technology In the early 2000s IBM submitted their proposal and received $53 million from DARPA to continue to participate in the challenge; in 2006 IBM received $244 million to build a petaFLOPS computer for DARPA.
The architecture
The POWER design is descended directly from the earlier 801 CPU, widely considered to be the first true RISC processor design. The 801 was used in a number of applications inside IBM hardware, but did not become publicly known until they released the poorly-performing IBM PC/RT in the mid-1980s. The IBM RT (or IBM 6150 series was a Computer workstation sold by IBM and based around IBM's ROMP
At about the same time the PC/RT was being released, IBM started the America Project, to design the most powerful CPU on the market. They were interested primarily in fixing two problems in the 801 design:
- the 801 required all instructions to complete in one clock cycle, which eliminated floating point instructions
- although the decoder was pipelined as a side effect of these single-cycle operations, they didn't use superscalar effects
Floating point became a focus for the America Project, and IBM was able to use new algorithms developed in the early 1980s that could support 64-bit double-precision multiplies and divides in a single cycle. In Electronics and especially synchronous Digital circuits a clock signal is a signal used to coordinate the actions of two or more circuits In Computing, floating point describes a system for numerical representation in which a string of digits (or Bits represents a Real number. In Computing, a pipeline is a set of data processing elements connected in series so that the output of one element is the input of the next one A superscalar CPU architecture implements a form of parallelism called Instruction-level parallelism within a single processor In Computing, floating point describes a system for numerical representation in which a string of digits (or Bits represents a Real number. The FPU portion of the design was separate from the instruction decoder and integer parts, allowing the decoder to send instructions to both the FPU and ALU (integer) execution units at the same time. A floating point unit (FPU is a part of a Computer system specially designed to carry out operations on Floating point numbers In Computing, an arithmetic logic unit ( ALU) is a Digital circuit that performs Arithmetic and Logical operations In Computer engineering, an execution unit is a part of a CPU that performs the operations and calculations called for by the program. IBM complemented this with a complex instruction decoder which could be fetching one instruction, decoding another, and sending one to the ALU and FPU at the same time, resulting in one of the first superscalar CPU designs in use. A superscalar CPU architecture implements a form of parallelism called Instruction-level parallelism within a single processor
The system used thirty-two 32-bit integer registers and another thirty-two 64-bit floating point registers, each in their own unit. The integers (from the Latin integer, literally "untouched" hence "whole" the word entire comes from the same origin but via French In Computer architecture, a processor register is a small amount of storage available on the CPU whose contents can be accessed more quickly than storage The branch unit also included a number of "private" registers for its own use, including the program counter. The program counter, or shorter PC (also called the instruction pointer, part of the instruction sequencer in some Computers is a register in
The 801 was a simple design, and an overcorrection to its simplicity resulted in the POWER design being more complex than most RISC CPUs. For instance, the POWER (and PowerPC) instruction set includes over 100 op-codes of variable length, many of which are variations on others. An instruction set is a list of all the instructions and all their variations that a processor can execute This compares (for instance) with the ARM which has only 34 instructions. The ARM architecture (previously the Advanced RISC Machine, and prior to that Acorn RISC Machine) is a 32-bit RISC processor architecture
Another interesting feature of the architecture is a virtual address system which maps all addresses into a 52-bit space. In this way applications can share memory in a "flat" 32-bit space, and all of the programs can have different blocks of 32-bits each.
Implementations
The first POWER1 CPUs consisted of three units: branch, integer and floating point. These were wired together on a largish motherboard to produce a single system. POWER1 was used primarily in the RS/6000 series of workstations. The System p, formerly known as RS/6000, was IBM 's RISC / UNIX -based server and workstation product line The RSC was a single-chip version of POWER1 (the "SC" stands for "Single Chip"), also used in RS/6000s.
POWER2 was a product-improved POWER1 and was the longest-lived of the POWER series, released in 1993 and still used five years later. The IBM POWER2 (originally named RIOS2) microprocessor was released in 1993 as the successor of the POWER1. It added a second floating-point unit, 256 KiB of cache and 128-bit floating-point math.
POWER3 followed in 1998, moving to a full 64-bit implementation, while remaining completely compatible with the POWER instruction set. The POWER3 chip is a CPU, designed and exclusively manufactured by IBM, that implements the 32/64-bit PowerPC Instruction set architecture '64-bit' CPUs have existed in Supercomputers since the 1960s and in RISC -based workstations and servers since the early 1990s. This had been one of the goals of the POWER project and the POWER3 was the first of the IBM processors to take advantage of it. It also added a third ALU and a second instruction decoder, for a total of eight functional units. In Computing, an arithmetic logic unit ( ALU) is a Digital circuit that performs Arithmetic and Logical operations
The POWER4 series places two complete CPU cores (otherwise similar to the POWER3) on a single chip, speeds it up, and adds high-speed connections to up to three additional pairs of POWER4 CPUs. The POWER4 chip is a CPU that implements the 64-bit PowerPC architecture. They can be placed together on a motherboard to produce an 8-CPU SMP building block. A motherboard is the central or primary Printed circuit board (PCB making up a complex electronic system such as a modern Computer or Laptop In Computing, symmetric multiprocessing or SMP involves a Multiprocessor computer-architecture where two or more identical processors can connect to a single When processing requires high throughput instead of high code complexity, one of a pair of cores can be turned off so that the remaining cores have the entire bus and L3 cache to themselves. The POWER4, even in single core form, was considered by many to be the most powerful CPU available at the time. [1][2][3]
IBM rolled out the POWER5 processor in 2004. POWER5 is a Microprocessor developed by IBM. It is an improved variant of the highly successful POWER4. The 1. 9 GHz version posted the highest uniprocessor SPECfp score of any shipping chip. A uniprocessor system is a Computer system with a single Central processing unit. SPECfp (aka CFP2000) is a Computer benchmark designed to test the Floating point performance of a Computer. The POWER5 powers the i5 and p5 eServers. Improvements in the POWER5 over the POWER4 include: a larger L2 cache, a memory controller on the chip, simultaneous multithreading which appears to the operating system as multiple CPUs, advanced power management, dedicated single-tasking mode, Hypervisor (virtualization technology), and eFuse (hardware re-routing around faults). Simultaneous multithreading, often abbreviated as SMT, is a technique for improving the overall efficiency of Superscalar CPUs with Hardware In Computing, a hypervisor, also called virtual machine monitor, is a virtualization platform that allows multiple Operating systems to run on In Computing, eFUSE is a technology invented by IBM which allows for the dynamic real-time reprogramming of computer chips Speaking abstractly computer Ravi Arimilli, IBM's chief microprocessor designer has said: "The POWER5 chip is more of a midrange design that can drive up to the high end and then down to things like blades. Ravi Arimilli (born 1963 is an IBM Fellow and Chief Architect " IBM servers built with the POWER5 processor offer hardware virtualization in the form of logical partitioning (LPAR). In Computing, a logical partition, commonly called an LPAR, is a subset of computer's hardware resources virtualized as a separate computer With micro-partitioning feature, up to ten logical partitions (LPARs) can be created for each CPU, the biggest 64-way system can run 256 independent operating systems. Micro-Partitioning is a form of Logical partitioning which was introduced by IBM on systems using the POWER5 processor and is also referred to as a shared Dynamic LPAR capability allows a memory, CPU power and I/O devices can be dynamically moved between partitions. Dynamic Logical Partitioning ( DLPAR) is the capability of a logical partition (LPAR to be reconfigured dynamically without having to shut down the operating system See also Linux on Power. Linux is a Computer Operating system that runs on Power Architecture technology a Microprocessor architecture
In 2007, POWER6 was formally announced. The POWER6 microprocessor is IBM 's follow-on to the POWER5. It is part of the eCLipz project, said
Development of POWER7 is underway. POWER7 is a Microprocessor currently under development at about a dozen IBM sites including IBM 's
Derivative CPUs
The first PowerPC processor, the PowerPC 601, was essentially an RSC CPU with some of the more basic instructions emulated in microcode, using a bus interface based on the Motorola 88000 design. PowerPC is a RISC Instruction set architecture created by the 1991 Apple – IBM – Motorola alliance known as AIM The PowerPC 600 family was the first family of PowerPC processors built Microprogramming (ie writing microcode) is a method that can be employed to implement Machine instructions in a CPU relatively easily often using less The 88000 ( m88k for short is a Microprocessor design produced by Motorola. This allowed IBM to use the CPU in a number of workstation machines, changing only the motherboard. Since then the PowerPC and POWER architectures have diverged somewhat, but remain mostly compatible at the instruction level.
The radiation-hardened RAD6000 processor used in space-based applications is a derivative of the POWER / RSC CPU architecture. The RAD6000 radiation-hardened Single board computer, based on the IBM RISC Single Chip
The IBM RS64 family of processors is based on PowerPC (and thus POWER) and has been used in the RS/6000 and AS/400 product lines. The IBM RS64 family of processors is used in the late 1990s for IBM's RS/6000 and AS/400 server product lines The System p, formerly known as RS/6000, was IBM 's RISC / UNIX -based server and workstation product line The IBM System i is IBM's previous generation of systems designed for IBM i users and was subsequently replaced by the IBM Power Systems in April 2008 It is optimized for commercial workloads, and does not have the floating point power expected in the POWER line. It was replaced by the POWER4.
The IBM "Gekko" processor is a modified PowerPC 750CXe, used in the Nintendo GameCube. Gekko is a 32-bit PowerPC Microprocessor custom made by IBM in 2000 for Nintendo to use as the CPU in their sixth PowerPC G3 is a designation used by Apple Computer to a third generation of PowerPC Microprocessors from the PowerPC 750 family designed The, often abbreviated as GCN, is Nintendo 's fourth home Video game console and is part of the sixth generation console era. Broadway is an updated Gekko, made for Nintendo's Wii. Broadway is the name of the Central Processing Unit (CPU used in Nintendo's Wii Video game console. is a Multinational corporation headquartered in Kyoto Japan founded on
The Cell processor is also derived from the POWER architecture. Cell is a Microprocessor architecture jointly developed by Sony Computer Entertainment, Toshiba, and IBM, an It features a single complex, multithreaded superscalar core, coupled to eight independent vector processors or "Synergistic Processing Elements". Simultaneous multithreading, often abbreviated as SMT, is a technique for improving the overall efficiency of Superscalar CPUs with Hardware A superscalar CPU architecture implements a form of parallelism called Instruction-level parallelism within a single processor A vector processor, or array processor, is a CPU design where the instruction set includes operations that can perform mathematical operations on multiple data The processor powers the Sony Playstation 3 as well as digital TV systems from Toshiba and high-performance computers from IBM. Digital television (DTV is the sending and receiving of moving images and sound by discrete ( digital) signals in contrast to the analog signals used by
The Xbox 360, the latest generation of Microsoft's gaming console, uses an in-order triple-core PowerPC "Xenon" processor with modified vector units clocked at 3. The Xbox 360 is the second Video game console produced by Microsoft, and was developed in cooperation with IBM, ATI, and SiS. Microsoft Corporation is an American multinational Computer technology Corporation, which rose to dominate the Home computer In Computer engineering, out-of-order execution, OoOE, is a paradigm used in most high-performance Microprocessors to make use of cycles that Xenon is a CPU that is used in the Xbox 360 game console The processor internally codenamed "Waternoose" by IBM and "XCPU" 2 GHz [1].
References
- IBM Journal of R&D, Volume 34, Issue 1 (1990) - IBM Journal of Research and Development issue on the original RS/6000
- John Cocke and Victoria Markstein (1990). "The evolution of RISC technology at IBM". IBM Journal of Research and Development 34 (1): 4-11. ISSN 0018-8646. An International Standard Serial Number ( ISSN) is a unique eight-digit number used to identify a print or electronic Periodical publication.
- Anderson, S. ; Bell, R. ; Hague, J. ; et al. (1998). "RS/6000 Scientific and Technical Computing: POWER3 Introduction and Tuning Guide". . IBM Corp - gives more information about POWER1, POWER2, and POWER3
- Soltis, Frank G. (1997). Inside the AS/400: Featuring the AS/400e Series, 2nd Edition. 29th Street Press, pp. 13-48. ISBN 1-882419-66-9.
External links
- IBM Power Architecture - Official IBM website
- Linux on Power
- Linux on Power Support
- Linux on Power WIKI
- IBM Power Architecture weekly magazine
- Power.org
- Power-Admin.org
- POWER to the people - an IBM history of POWER and PowerPC
- When Is PowerPC Not PowerPC? - History of the POWER Architecture by Frank Soltis
- Migrating Source Programs
- Meet the experts: John McCalpin - interesting discussion on power5 and beyond
- 27 years of IBM RISC
Dapyx Software network: MP3 Explorer | Ebook Manager | Zenithic