| CMOS manufacturing processes |
|
Per the International Technology Roadmap for Semiconductors, the 45 nm technology node should refer to the average half-pitch of a memory cell manufactured at around the 2007-2008 time frame. The 90 nanometer (90 nm process refers to the level of CMOS process technology that was reached in the 2002-2003 timeframe by most leading semiconductor companies The 65 nanometer (65 nm process is an advanced lithographic node used in volume CMOS Semiconductor fabrication. The 32 nanometer (32 nm process (also called 32 nanometer node) is the next step after the 45 nanometer process in CMOS manufacturing and The 22 nanometer (22 nm node is the CMOS process step following 32 nm.
Matsushita and Intel started mass producing 45 nm chips in 2007, and AMD is targeting 45 nm production in 2008, while IBM, Infineon, Samsung, and Chartered Semiconductor have already completed a common 45 nm process platform. International Business Machines Corporation abbreviated IBM and nicknamed "Big Blue", is a multinational Computer Technology Infineon Technologies AG () was founded in April 1999 when the Semiconductor operations of parent company Siemens AG, were spun off to form a separate The Samsung Group ( Korean:, Samsung Guerup) is South Korea 's largest company or Chaebol and the world's largest conglomerate Chartered Semiconductor Manufacturing (abbreviated CSM is the world's fourth largest dedicated independent Semiconductor foundry, with its headquarters and By the end of 2008, SMIC will be the first China-based semiconductor company to move to 45 nm, having licensed the bulk 45 nm process from IBM. Semiconductor Manufacturing International Corporation, ( Simplified Chinese: 中芯国际集成电路制造有限公司 (abbrev
Many critical feature sizes are smaller than the wavelength of light used for lithography, i. e. , 193 nm and/or 248 nm. A variety of techniques, such as larger lenses, are used to make sub-wavelength features. Double patterning has also been introduced to assist in shrinking distances between features, especially if dry lithography is used. Double patterning is a class of technologies developed for Photolithography to enhance the feature density Photolithography (also called optical lithography) is a process used in Microfabrication to selectively remove parts of a thin film (or the bulk of a substrate It is expected that more layers will be patterned with 193 nm wavelength at the 45 nm node. Moving previously loose layers (such as Metal 4 and Metal 5) from 248 nm to 193 nm wavelength is expected to continue, which will likely further drive costs upward, due to difficulties with 193 nm photoresists. Photoresist is a Light -sensitive material used in several industrial processes such as Photolithography and Photoengraving to form a patterned coating
Contents |
High-k Dielectrics
Chipmakers have initially voiced concerns about introducing new high-k materials into the gate stack, for the purpose of reducing leakage current density. The term high-κ Dielectric refers to a material with a high Dielectric constant (κ (as compared to Silicon dioxide) used in semiconductor manufacturing As of 2007, however, both IBM and Intel have announced that they have high-k dielectric and metal gate solutions, which Intel considers to be a fundamental change in transistor design. The term high-κ Dielectric refers to a material with a high Dielectric constant (κ (as compared to Silicon dioxide) used in semiconductor manufacturing [1] NEC has also put high-k materials into production. is a Japanese multinational IT company headquartered in Minato Tokyo, Japan.
Technology demos
- In 2004, TSMC demonstrated a 0. Taiwan Semiconductor Manufacturing Company Limited ( Traditional Chinese: 台灣積體電路製造股份有限公司 abbrev 296 square micrometer 45 nm SRAM cell. Static random access memory (SRAM is a type of Semiconductor memory where the word static indicates that unlike ''dynamic'' RAM (DRAM, it does not In 2008, TSMC moved on to a "40 nm" process.
- In January 2006, Intel demonstrated a 0. 346 square micrometers 45 nm node SRAM cell. Static random access memory (SRAM is a type of Semiconductor memory where the word static indicates that unlike ''dynamic'' RAM (DRAM, it does not
- In April 2006, AMD demonstrated a 0. 370 square micrometer 45 nm SRAM cell.
- In June 2006, Texas Instruments debuted a 0. Texas Instruments ( better known in the electronics industry (and popularly as TI, is an American company based in Dallas, Texas, USA 24 square micrometer 45 nm SRAM cell, with the help of immersion lithography. Immersion lithography is a Photolithography resolution enhancement technique that replaces the usual air gap between the final lens and the wafer surface with a liquid medium
- In November 2006, UMC announced that it had developed a 45 nm SRAM chip with a cell size of less than 0. UMC ( United Microelectronics Corporation) was founded as Taiwan's first Semiconductor company in 1980 as a spin-off of the government-sponsored institute ITRI 25 square micrometer using immersion lithography and low-k dielectrics. In Semiconductor manufacturing a Low-κ Dielectric is a material with a small Dielectric constant relative to silicon dioxide
- In June 2007 Matsushita Electric Industrial Co. started mass production of System-on-a-chip (SoC) for use in digital consumer equipment based on the 45-nm process technology. System-on-a-chip or system on chip ( SoC or SOC) refers to integrating all components of a Computer or other electronic System
The successors to 45 nm technology will be 32 nm, 22 nm, and then 16 nm technology per ITRS. The 32 nanometer (32 nm process (also called 32 nanometer node) is the next step after the 45 nanometer process in CMOS manufacturing and The 22 nanometer (22 nm node is the CMOS process step following 32 nm.
Commercial introduction
Matsushita Electric Industrial Co. has already started mass production of System-on-a-chip (SoC) for use in digital consumer equipment based on the 45-nm process technology. System-on-a-chip or system on chip ( SoC or SOC) refers to integrating all components of a Computer or other electronic System
Intel has shipped its first 45 nanometer based processor on the 5400-series Xeon(R) platform in November 2007. The Xeon brand refers to many families of Intel 's x86 Multiprocessing CPUs – for dual-processor (DP and multi-processor (MP configuration
Many details about Penryn appeared at the April 2007 Intel Developer Forum. Intel Developer Forum (IDF is a gathering of technologists to discuss Intel products and products based around Intel products Its successor is expected to be Nehalem. Important advances[2] include the addition of new instructions (including SSE4, also known as Penryn New Instructions) and new fabrication materials (most significantly a hafnium-based dielectric). SSE4 is an Instruction set used in the Intel Core microarchitecture and AMD K10 (K8L. Hafnium (ˈhæfniəm is a Chemical element that has the symbol Hf and Atomic number 72
AMD has targeted its commercial production for 2008. [1]
Intel's 45 nm Process
At IEDM 2007, more technical details of Intel's 45 nm process were revealed.
Since immersion lithography is not used here, the lithographic patterning is more difficult. Hence many lines have been lengthened rather than shortened. Double patterning is used explicitly for this 45 nm process, resulting in potentially higher risk of product delays than before. Double patterning is a class of technologies developed for Photolithography to enhance the feature density Also, the use of high-k dielectrics is introduced for the first time, to address gate leakage issues. The term high-κ Dielectric refers to a material with a high Dielectric constant (κ (as compared to Silicon dioxide) used in semiconductor manufacturing For the 32 nm node, immersion lithography will begin to be used by Intel. The 32 nanometer (32 nm process (also called 32 nanometer node) is the next step after the 45 nanometer process in CMOS manufacturing and
- 160 nm gate pitch (73% of 65 nm generation)
- 35 nm gate length (same as 65 nm generation)
- 1 nm equivalent oxide thickness, with 7 Å transition layer
- gate-last process using dummy polysilicon
- 9 layers of carbon-doped oxide and Cu interconnect, the last being a thick "redistribution" layer
- contacts shaped more like rectangles than circles for local interconnection
- lead-free packaging
- 1. 36 mA/um nFET drive current
- 1. 07 mA/um pFET drive current, 51% faster than 65 nm generation, with higher hole mobility due to increase from 23% to 30% Ge in embedded SiGe stressors
In a recent Chipworks reverse-engineering analysis, it was disclosed that the trench contacts were formed as a "Metal-0" layer in tungsten serving as a local interconnect. Most trench contacts were short lines oriented parallel to the gates covering diffusion, while gate contacts where even shorter lines oriented perpendicular to the gates.
References
- ^ IEEE Spectrum: The High-k Solution
- ^ Report on Penryn Series Improvements.. Intel (October 2006).
External links
- Panasonic Begins Mass Production of 45-nm Generation SoC
- Intel 45 nm process is good to go
- Intel moving to 45nm sooner than expected?
- Chipmakers gear up for manufacturing hurdles
- Intel 45 nm node SRAM cell
- An AMD Update
- Slashdot discussion of n nm process naming
- 45 nm Technology from Intel
- Intel 45 nm process at IEDM
| Preceded by 65 nm |
CMOS manufacturing processes | Succeeded by 32 nm |
Dapyx Software network: MP3 Explorer | Ebook Manager | Zenithic